• SALES &
    GENERAL SUPPORT

    Worldwide:
    T: 866-627-6951
    T: 978-967-1401
    F: 978-256-3599

    SUPPORT

    United States:
    T: 800-872-0040
    International:
    T: 978-967-1400
    F: 978-256-3558
    W: customers.mc.com
    E: support@mc.com 
    INVESTOR RELATIONS

    Investor Relations and Corporate Communications:
    199 Riverneck Road
    Chelmsford, MA 01824
    Information Line:
    T: 866-411-MRCY
    F: 978-256-3599
    W: ir.mc.com 
FPGA IP
Products

Product Quick Search

Serial RapidIO Sensor IP Core

The Serial RapidIO® Sensor IP Core is designed for the growing RapidIO market, providing a focused solution for push-only stream applications for designers who need to implement a serial RapidIO-based endpoint solution in either ASICs or FPGAs.The core is a high-performance solution that is independent of physical layer designs, implementation tools, and target technology. It is capable of addressing a variety of solutions, including point-to-point and switched applications.

The RapidIO Interconnect Architecture is an industry-standard, high-performance, packet-based interconnect technology that provides a high-speed interconnect between NPUs, CPUs, and DSPs. It addresses the need for a standards-based, high-speed, reliable interconnect and is targeted at the networking, embedded,and storage markets. Serial RapidIO allows chip-to-chip, board-to-board, and system-to-system communications scaling to 16 Gbps and beyond.

  • 2.1 5-GBaud RapidIO channelized streaming endpoint
  • OCP user interface
  • RapidIO inerface on fabric side
  • OVM-based test bench with database
  • Industry-standard, high-performance, packet-based interconnect technology
  • Provides RapidIO® 2.1 5-GBaud channelized streaming endpoint
  • Industry-standard OCP® user interface
  • Ideal for guaranteed delivery chip-to-chip communications
  • Small footprint
  • Targets both Xilinx® v5, v6 and Altera® Stratix® IV

Language: Verilog® HDL
Synthesis: Synopsys®/Synplicity®/Altera®
IC technology
     0.13 micron or better ASIC; Stratix® IV or
    Xilinx® v5, v6 FPGA
Simulation: Mentor QuestaSim/OVM
Support for:
    Serial specification: 1.2 GHz, 2.5 GHz, 3.125 GHz, 5 GHz
    4x serial interfaces
    34-bit addressing
    NWRITE, MAILBOX, and CFG operations
    All legal data payload sizes up to 256 bytes

Availability and Serviceability
Available now

Product OptionsSingle or multi-use license
Soft IP core: RTL source code, synthesis scripts, and so on
Comprehensive documentation package

Compliance
RapidIO Specification, Rev. 2.1 (5 GHz short control symbol)

Privacy Policy
[+] Feedback